TTTC Header Image
TTTC's Electronic Broadcasting Service

IEEE INTERNATIONAL WORKSHOP on DEFECTS, ADAPTIVE TEST, YIELD AND DATA ANALYSIS
(DATA-2016)
Nov. 17-18, 2016
In conjunction with ITC-2016, Fort Worth, TX

http://DATA.tttc-events.org

SUBMISSION DEADLINE EXTENDED TO October 7th, 2016


CALL FOR PAPERS AND PARTICIPATION

Scope

THEME: “Toward Real Time Understanding” 

The scope of the DATA workshop once again returns to our common theme, which has always been DATA, specifically, semiconductor test and yield data. We in the semiconductor industry create billions of data points every hour, and we’ve made great strides in capturing, storing, and analyzing these data.  As the cost of storage falls, and query and analysis capabilities become ever more powerful, the next horizon for DATA professionals is Real Time Understanding.  How quickly can we turn our copious data from wafer sort, final test, in-line defect inspection, etc. into an understanding that leads to immediate or even pre-emptive action?  The time and cost pressures we’re facing as an industry make the move towards short-loop process improvement an imperative.
 
The Organizing Committee for the DATA-2016 Workshop is soliciting papers in the area of semiconductor test, yield analysis, learning, and improvement.  Of particular interest are advanced techniques and new tools for approaching Real Time Understanding of yield loss drivers, tester & manufacturing efficiency, & outlier detection in semiconductor manufacturing, including implementation of adaptive test. Preference will be given to real-world case studies.

Ideas or proposals for Embedded Tutorials, Debates, Panel Discussions and Poster style “Spot-Light” presentations describing industrial experiences or research are also invited.

Suggested Topics
  • Real Time Analysis Methods
  • Real Time Test Process Monitoring
  • Yield Learning and Analysis
  • Analog Fault modeling and coverage
  • Analog effects in Digital Logic
  • Embedded Instrumentation (iJTAG)
  • Advanced dppm reduction & reliability improvement techniques
  • Data Acquisition & Transport 
  • Adaptive Test for Product Engineers
  • Data Analysis methods, including multivariate data 
  • Fault Localization and Diagnosis
  • Data storage and security
  • I/O Test, Tuning, and Adjustment
  • Product and Project Case studies

Submissions

To present at the workshop, send to arani.sinha@intel.com a PDF version of an extended abstract or a full paper (Max 10 pages, double column, 11pt font size, IEEE proceeding format). Each submission should include full name and address of each author, affiliation, telephone number, FAX and Email address. Camera-ready papers for inclusion in the digest of papers will be due on October 21, 2016. 

Key Dates

  • Submission Date: September 9, 2016 October 7, 2016 EXTENDED!!
  • Camera Ready Paper (.pdf): October 21, 2016
  • Final Presentation Slides (.ppt): November 4, 2016
Additional Information

General Information:

Jennifer Dworak
Southern Methodist University, USA.
E-mail: jdworak@lyle.smu.edu

Technical Program Submissions:

Arani Sinha
Intel, USA.
E-mail: Arani.Sinha@INTEL.com
Committee

GENERAL CHAIR

Jennifer Dworak, SMU


PROGRAM CHAIR

Arani Sinha, Intel


VICE-PROGRAM CHAIR

Wesley Smith, Galaxy


FINANCE CHAIR

Sagar Kekare, KLA-Tencor

PUBLICITY & WEB CHAIR

Sankaran Menon, Intel

PUBLICATIONS CHAIR

Chintan Patel, UMBC

PANEL CHAIR

Anne Meixner, The Engineers' Daughter LLC

LOCAL ARRANGEMENTS

David Park, Optimal+

TEST STANDARDS CHAIR

Al Crouch, SiliconAid

EU LIAISON

Rene Segers, Qualtera


STEERING COMMITTEE

Jeffrey Roehr, Texas Instruments

Sankaran Menon, Intel

Adit Singh, Auburn Univ.

M. Tehranipoor, U CT

Hank Walker, Texas A&M

Hans Manhaeve, Q-Star Test

Jim Plusquellic, U. NM


PROGRAM COMMITTEE

Rob Aitken, ARM

Nemat Bidokhti, Cisco

Sreejit Chakravarty, Intel

John Carulli, Global Foundries

Patrick Girard, LIRMM, France

Ajay Khoche, Consultant

Mike Laisne, Qualcomm

Amit Nahar, TI

Suriyaprakash Natarajan, Intel 

Jay Orbon, Consultant

John Potter, Asset-Intertech

Rajesh Raina, NXP

Claude Thibeault, ETS, Canada

Li C. Wang, UCSB             

Xiaoqing Wen, KIT, Japan

Qiang Xu, CUHK, Hong Kong

For more information, visit us on the web at: Conference website: http://DATA.tttc-events.org/

DATA 2016 is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC).


IEEE Computer Society- Test Technology Technical Council

TTTC CHAIR
Michael NICOLAIDIS
TIMA Laboratory - France
Tel. +33-4-765-74696
E-mail michael.nicolaidis@imag.fr

PAST CHAIR
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@eng.auburn.edu

TTTC 1ST VICE CHAIR
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

SECRETARY
Joan FIGUERAS
Un. Politec. de Catalunya - Spain
Tel. +34-93-401-6603
E-mail figueras@eel.upc.es

ITC GENERAL CHAIR
Michael Purtell
Intersil
- USA
Tel. +1-408-372-6015
E-mail m.purtell@ieee.org

TEST WEEK COORDINATOR
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com

TUTORIALS AND EDUCATION
Paolo BERNARDI

Politecnico di Torino
- Italy
Tel. +39-011-564-7183
E-mail paolo.bernardi@polito.it

STANDARDS
Rohit KAPUR

Synopsys
, Inc. - USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

EUROPE
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
Tel. +961-1-341-952
E-mail ihajj@aub.edu.lb

STANDING COMMITTEES
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

ELECTRONIC MEDIA
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

 

PRESIDENT OF BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com

SENIOR PAST CHAIR
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

TTTC 2ND VICE CHAIR
Rohit KAPUR

Synopsys, Inc.
- USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

FINANCE
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

IEEE DESIGN & TEST EIC
André IVANOV
U. of British Columbia - Canada
Tel. +1
E-mail ivanov@ece.ubc.ca

TECHNICAL MEETINGS
Chen-Huan CHIANG
Alcatel-Lucent
- USA
Tel. +1-973-386-6759
E-mail chenhuan@alcatel-lucent.com

TECHNICAL ACTIVITIES
Matteo SONZA REORDA
Politecnico di Torino - Italy
Tel.+39 090 7055
E-mail patrick.girard@lirmm.fr

ASIA & PACIFIC
Kazumi HATAYAMA
NAIST - Japan
Tel.+81-743-72-5221
E-mail k-hatayama@is.naist.jp

LATIN AMERICA
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
Tel.+52-22-470-517
E-mail champac@inaoep.mx

NORTH AMERICA
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

COMMUNICATIONS
Cecilia METRA
Università di Bologna - Italy
Tel. +39-051-209-3038
E-mail cmetra@deis.unibo.it

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove or modify your contact information, or to register new users, please click here and follow the on-line instructions.